Open role
Back-End TD Reliability Lab Manager
This manager will oversee the Stress Test and Reliability back-end laboratory within Intel Foundry’s quality, reliability, and lab organization. The position supports qualification and certification of advanced packaging technologies by partnering with packaging development, reliability, quality, and failure analysis teams. Responsibilities include building team capability, planning laboratory capacity, improving data turnaround, addressing customer needs, and advancing operational excellence. The manager will also lead quality-system maturity and preparation for ISO 17025 accreditation, including root-cause and corrective-action activities. It suits an experienced engineering leader with semiconductor packaging, reliability, testing, or validation expertise who can influence stakeholders and develop a high-performing technical organization.
Requirements
Listed August 26, 2026 · Verify details with the employer before applying.
About Intel
Four decades of chip manufacturing in Chandler, with the Ocotillo campus among Intel's largest fab sites and ongoing expansion.
More roles at Intel
- Principal Engineer-TD Foundry Engineering
- Facilities Life Safety Systems (LSS) EngineerPhoenix, AZ
- Platform Architecture ManagerPhoenix, AZ
- Factory ManagerPhoenix, AZ
- Module EngineerPhoenix, AZ