Intel · Phoenix, AZ · $122,440.00-$172,860.00 USD annually · Posted Oct 9, 2026
Intel is seeking a verification engineer to validate PLL, FLL, and other clock-generator IP before silicon production. The role involves building SystemVerilog/UVM environments, creating tests, debugging failures, and supporting mixed-signal validation in collaboration with design teams.