Senior Static Timing Analysis (STA) Engineer

Intel · Phoenix, AZ · $164,470.00-$269,100.00 USD annually · Posted Sep 2, 2026

Intel is hiring a Senior STA Engineer to lead timing analysis, optimization, and closure for advanced SoC products. The role partners with multiple design teams to improve performance, power efficiency, signal integrity, and chip readiness while advancing timing methodologies and tools.

Apply and full details on Arizona AI