Open role
Design Technology Tool Enablement Engineer
This engineer will create, test, debug, and optimize EDA tools and design flows used by semiconductor development teams. The position sits within Intel’s Design Technology Platform organization and involves partnering with process engineers, design-rule owners, internal users, and external EDA suppliers. Responsibilities include automating workflows, defining tool requirements, developing rule decks, validating physical verification capabilities, and diagnosing performance issues. It suits an experienced semiconductor or EDA professional who combines programming ability with knowledge of process technology, design rules, and physical verification. Strong communication, independent problem solving, leadership, and cross-functional collaboration are important for success in this dynamic environment.
Requirements
Listed July 8, 2026 · Verify details with the employer before applying.
About Intel
Four decades of chip manufacturing in Chandler, with the Ocotillo campus among Intel's largest fab sites and ongoing expansion.